Test Generation for Sequential Circuit Using PODEM Algorithm

نویسندگان

  • Lifan Gong
  • Haowei Hu
  • Yuxuan Zhang
چکیده

We implement a test pattern generation algorithm for synchronous sequential circuits. The sequential test generation algorithm, which is effective for small and medium sized sequential circuits, is based on the PODEM algorithm. In this paper we first implement the standard PODEM algorithm using C++ which is fully tested using combinational circuits. Then we generate test patterns for sequential circuits from ISCAS-89 benchmark based on PODEM. The result shows that the test patterns for line stuck-at-faults can be successfully generated for small and medium sized sequential circuits. For very large sequential circuits, our implementation requires very long run time.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Path Oriented DEcision Making (PODEM)

Automatic-test-pattern generation algorithms generate circuit test patterns, can identify redundant circuit logic and compare various circuit implementations. Functional test is impractical for larger circuits and E-beam testing was very expensive. To overcome the above said difficulties structural test is used. D algorithm was proposed for pattern generation but this algorithm proved to be hig...

متن کامل

A hierarchical test generation methodology for digital circuits

A new hierarchical modeling and test generation technique for digital circuits is presented. First, a highlevel circuit model and a bus fault model are introduced--these generalize the classical gate-level circuit model and the single-stuck-line (SSL) fault model. Faults are represented by vectors allowing many faults to be implicitly tested in parallel. This is illustrated in detail for the sp...

متن کامل

Clock partitioning for testability

An implementation of a design for testability model for sequential circuits is presented. The jlip-jlops in a sequential circuit are partitioned to reduce the number of cycles and the path lengths in each partition, thereby reducing the complezity of test generation. The implementation includes a Podem-based test generator. Preliminary results using the Contest sequential test generator are pre...

متن کامل

Test Pattern Generation and Test Application Time

As the complexity of VLSI circuits is increasing at the rate predicted by Moore's law and the switching frequencies are approaching a gigahertz, testing cost is becoming an important factor in the overall IC manufacturing cost. Testing cost is incurred by test pattern generation and test application processes. In this dissertation, we address both of these factors contributing to the testing co...

متن کامل

Soft Computing Approach To Automatic Test Pattern Generation For Sequential Vlsi Circuit

Due to the constant development in the integrated circuits, the automatic test pattern generation problem become more vital for sequential vlsi circuits in these days. Also testing of integrating circuits and systems has become a difficult problem. In this paper we have discussed the problem of the automatic test sequence generation using particle swarm optimization(PSO) and technique for struc...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016